

Model Name : A4WAL
File Name : LA-C371P

Compal Confidential

A4WAL M/B Schematics Document


Intel Braswell-M/D + N16X

2015-03-04

REV : 1 . 0

PCB@ DAX PCB 1BW LA-C371P REV0 MB 1	
Part Number	Description
DA6001BJ000	PCB 1BW LA-C371P REV0 MB 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG CUSTOMS AND TRADE SECRET INFORMATION. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				A4WAL Braswell-M/D LA-C371P	1.0
				Date: Wednesday, March 04, 2015	Sheet 1 of 55



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				A4WAL Braswell-M/D LA-C371P	1.0
				Date: Wednesday, March 04, 2015	Sheet 2 of 55

Voltage Rails

Power Plane	Description	S0	S3	S4/S5
+19V_VIN	19V Adapter power supply	ON	ON	ON
BATT+	12V Battery power supply	ON	ON	ON
+19VB	AC or battery power rail for power circuit. (19V/12V)	ON	ON	ON
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.05VALW	+1.05v Always power rail	ON	ON	ON
+1.15VALW	+1.15v Always power rail	ON	ON	ON
+1.24VALW	+1.24v Always power rail	ON	ON	ON
+1.8VALW	+1.8v Always power rail	ON	ON	ON
+3VALW	+3.3v Always power rail	ON	ON	ON
+5VALW	+5.0v Always power rail	ON	ON	ON
+1.35V	+1.35V power rail for DDR3L	ON	ON	OFF
+3V_PTP	+3.3V power rail for PTP	ON	ON	OFF
+SOC_VCC	Core voltage for SOC	ON	OFF	OFF
+SOC_VGG	GFX voltage for SOC	ON	OFF	OFF
+0.675VS	+0.675V power rail for DDR3L Terminator	ON	OFF	OFF
+1.8VS	+1.8v system power rail	ON	OFF	OFF
+3VS	+3.3v system power rail	ON	OFF	OFF
+5VS	+5.0v system power rail	ON	OFF	OFF
+3VSDGPU	+3.3V dGPU power rail	ON**	OFF	OFF
+VGA_CORE	Core voltage for dGPU	ON**	OFF	OFF
+1.5VSDGPU	+1.5V dGPU power rail	ON**	OFF	OFF
+1.05VSDGPU	+1.05V dGPU power rail	ON**	OFF	OFF
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				
Note : ON** dGPU optimus on				

Board ID / SKU ID Table for AD channel

Vcc	3.3V				
Ra	100K +/- 1%				
Board ID	Rb	V min	V typ	V max	EC AD
0	0		0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V		0xE7 - 0xFF

BOARD ID Table_LA-C371P

Board ID	PCB Revision
01	EVT_LA-C371PR01
02	DVT_LA-C371PR02
03	PVT_LA-C371PR10

43 level BOM table

43 Level	Description	BOM Structure
4319X5BOL01	SMT MB AC371 A4WAL UMA HDMI	1DMIC@/255@/EMC@/HDD@/HUB@/NBYOC@/KB@/PCB@/LPC3V@/TSI@/UMA@/QHAX@
4319X5BOL02	SMT MB AC371 A4WAL DIS N16V-GM HDMI	1DMIC@/255@/EMC@/NGC6@/HDD@/HUB@/NBYOC@/KB@/PCB@/VGM@/LPC3V@/TSI@/VGA@/QHAW@
4319X5BOL03	SMT MB AC371 A4WAL DIS N16S-GT HDMI	1DMIC@/255@/EMC@/GC6@/HDD@/HUB@/NBYOC@/KB@/PCB@/SGT@/LPC3V@/TSI@/VGA@/QHAW@
4319X5BOL04	SMT MB AC371 A4WAL DIS N16V-GM 4G HDMI	1DMIC@/255@/EMC@/NGC6@/HDD@/HUB@/NBYOC@/KB@/PCB@/VGM@/LPC3V@/TSI@/VGA@/DR@/QHAW@
4319X5BOL05	SMT MB AC371 A4WAL DIS N16S-GT 4G HDMI	1DMIC@/255@/EMC@/GC6@/HDD@/HUB@/NBYOC@/KB@/PCB@/SGT@/LPC3V@/TSI@/VGA@/DR@/QHAW@
4319X5BOL06	SMT MB AC371 A4WAL UMA QHAW HDMI	1DMIC@/255@/EMC@/HDD@/HUB@/NBYOC@/KB@/PCB@/LPC3V@/TSI@/UMA@/QHAW@
4319X5BOL07	SMT MB AC371 A4WAL DIS GM2G QHAX HDMI	1DMIC@/255@/EMC@/NGC6@/HDD@/HUB@/NBYOC@/KB@/PCB@/VGM@/LPC3V@/TSI@/VGA@/QHAX@
4319X5BOL08	SMT MB AC371 A4WAL DIS GM4G QHAX HDMI	1DMIC@/255@/EMC@/NGC6@/HDD@/HUB@/NBYOC@/KB@/PCB@/VGM@/LPC3V@/TSI@/VGA@/DR@/QHAX@

EC SMBUS Routing Table

EC	Power	BAT	CHGR	SOC	DGPU
EC_SMB_CK1 EC_SMB_DA1	+3VALW	V	V	X	X
EC_SMB_CK2 EC_SMB_DA2	+3VS	X	X	V	V

SOC SMBUS Routing Table



SOC	Power	DIMM1	DIMM2	NGFF	XDP	EC	DGPU	RTD2168
SMB Address								
SOC_SMBCLK SOC_SMBDATA	+1.8VALW to +3VS	V	V	V	X	V	V	V


I2C Map

	Power	Touch PAD	Touch Panel
I2C Address		0xXX	0xXX
I2C Port2	+1.8VALW to +TS_PWR	X	V
I2C Port5	+1.8VALW to +3V_PTP	V	X


BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	X76 VRAM	X76@
Connector	CONN@	with BYOC	BYOC@
EMC requirement	EMC@	without BYOC	NBYOC@
EMC requirement depop	@EMC@	EA Serial HDD	HDD@
Touch Screen I2C	TSI@	BA Serial HDD	BA@
KB BL	KB@	non USB HUB	NHUB@
TPM	TPM@	USB HUB	HUB@
NTPM	NTPM@	Dual Rank	DR@
Power Button	DBG@	G-sensor	GSEN@
dGPU	VGA@	CPU QHAX	QHAX@
N16S-GT SKU	SGT@	CPU QHAW	QHAW@
N16V-GM SKU	VGM@		
CODEC(ALC255)	255@		
CODEC(ALC283)	283@		
Non GPU CG6 Function	NGC6@		
GPU CG6 Function	GC6@		

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	A4WAL Braswell-M/D LA-C371P	Rev 1.0
				Date:	Wednesday, March 04, 2015	Sheet 3 of 55





Braswell	Acer 15	
USB3 Port1	USB 3 (I/O)	
USB3 Port2	USB 3 (I/O)	
PCIe Port0	dGPU/M.2 PCIE	LAN
PCIe Port1		WIFI
PCIe Port2	WIFI	
PCIe Port3	LAN+CR	



+BIOS_SPI

R999 1 2 3.3K 0402 5% SPI_CS#

R1001 1 2 20K 0402 5% SPI_WP#

R1000 1 2 20K 0402 5% SPI_HOLD#

Diagram illustrating the EMCC@ interface connections:


- SOC SPI CS0# 1 to EMC@ 2 (SPI CS0#)
- SOC SPI WP# 1 to EMC@ 2 (SPI WP#)
- SOC SPI HOLD# 4 to EMC@ 5 (SPI HOLD#)
- SOC SPI MOSI 3 to EMC@ 6 (SPI MOSI)
- SOC SPI MISO 2 to EMC@ 7 (SPI MISO)
- SOC SPI CLK 1 to EMC@ 8 (SPI CLK)


Resistor values: 10_0804_8P4R_5%


U56		+BIOS_SPI			
SPI_CS0#	1	CS#	VCC	8	SPI_HOLD#
SPI_MISO	2	DO(IQ1)	HOLD#(IQ3)	7	SPI_CLK
SPI_WP#	3	WP#(IQ2)	CLK	6	SPI_MOSI
	4	GND	DI(IQ0)	5	


Schematic diagram of the SPI_CLK signal path. The signal starts at a red line labeled "SPI_CLK". It passes through a resistor R1002 (33_0402_5%) and a capacitor C1014 (10P_0402_50V8J) to ground. The signal is labeled with "1" and "2" at various points along the path.

Security Classification		Compal Secret Data		Compal Electronics, Inc. VLV-M SOC SATA/PCI-E/HDA	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number A4WAL Braswell/M/D LA-3731P	Rev 1.0
				Date: Wednesday, March 04, 2015	Sheet 7 of 55














ball_B52 :
if connect to GND , layout side need use 3mil-core and will cost up ,
so left NC pin_B52 (Intel CRB also left NC)



Signal voltage level = 0.675 V
PLACE TWO 4.7K RESISTORS CLOSE TO
DIMMS ON DIMM_VREF_CA / DIMM_VREF_DQ
Decoupling caps are needed; one 0.1 µF placed close to VREF pins of each DDR3 SODIMM.



Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204





<Address: SA1:SA0=00 (A0H)>
DIMM_1 STD H:4mm

Channel A


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/08/21	Deciphered Date	2015/08/21	Title DDR3L DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				A4WAL Braswell-M/D LA-C371P	
Date: Wednesday, March 04, 2015				Sheet	13 of 55

All VREF traces should have 10 mil trace width


Swap D4->D5, D5->D6, D6->D4



Layout Note:
Place near JDIMM2




Layout Note:
Place near JDIMM2.203,204




Channel B

<Address: SA0:SA1=10 (A2H)>
DIMM_2 STD H:4mm

Security Classification		Compal Secret Data		Compal Electronics, Inc.																							
Issued Date		2014/08/21		Deciphered Date		2015/08/21		Title		DDR3L DIMMB																	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Document Number		Rev															
										A4WAL Braswell-M/D LA-C371P										1.0							
																				Date:		Wednesday, March 04, 2015		Sheet		14 of 55	




VRAM Interface







NV 15x DG-06803-V03
NV 16x DG-07158-V04

GPU Package	Rail	Capacitor Type		Footprint	Population	Location
GB2B-64	FBx_PLL_AVDD and FB_DLL_AVDD Combined	0.1 μF	X7R	0402	2	Under GPU
		22 μF	X5R	0805	1	Near GPU
		Bead Type				
		30 Ω (ESR=0.010 Ω)	0603	1	Near GPU	




change to 1.35VSDGPU





MULTI LEVEL STRAPS



N16VGM Option Component

STRAP0 ----> R2029 2 VGM@ 1 45.3K_0402_1% SD034453280

For N16S-GT Binary strap table

Decive ID : 0x1347

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N16S-GT	+1.5V	Dual	X76615BOL13	1GHz	256Mx16x8 4G	0xG (SA00008DN10) Hynix H5TC4G63CFR-NOC	PU 49.9K	NC	NC	NC	NC	PU 24.9K	PD 4.99K	PD 4.99K
			X76615BOL12			0x1 (SA000077K20) Micron MT41J256M16HA-093G.E						PD 10K		
			X76615BOL05			0x2 (SA000076P20) Samsung K4W4G1646D-BC1A						PD 15K		
	+1.5V	Single	X76615BOL03	1GHz	256Mx16x4 2G	0x5 (SA00008DN10) Hynix H5TC4G63CFR-NOC						PD 30.1K		
			X76615BOL11			0x1 (SA000077K20) Micron MT41J256M16HA-093G.E						PD 10K		
			X76615BOL04			0x2 (SA000076P20) Samsung K4W4G1646D-BC1A						PD 15K		


For N16V-GM Binary strap table

Decive ID : 0x1299

GPU	VRAM Voltage	RANK	X76	Freq	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N16V-GM	+1.35V	Dual	X76615BOL09	900MHz	256Mx16x8 4G	0xA (SA00008DN10) Hynix H5TC4G63CFR-NOC	PU 45.3K	PD 45.3K	PU 10K	PD 4.99K	PD 45.3K	PU 15K	PU 4.99K	PU 4.99K
			X76615BOL08			0xD (SA000077K20) Micron MT41J256M16HA-093G.E						PU 30.1K		
			X76615BOL10			0xG (SA000076P20) Samsung K4W4G1646D-BC1A						PU 24.9K		
	+1.5V	Single	X76615BOL01	1GHz	256Mx16x4 2G	0x9 (SA00008DN10) Hynix H5TC4G63CFR-NOC						PU 10K		
			X76615BOL07			0x1 (SA000077K20) Micron MT41J256M16HA-093G.E						PD 10K		
			X76615BOL02			0x4 (SA000076P20) Samsung K4W4G1646D-BC1A						PD 24.9K		

GPU Package Type	Capacitor Type		Footprint		Population	Location
GB2B-64 DDR3	0.1 μ F	X7R	0402	2	2	Under GPU
	1 μ F	X7R	0603	2	2	Under GPU
	4.7 μ F	X6S	0603	2	2	Under GPU
	10 μ F	X5R	0805	1	1	Hear GPU
	22 μ F	X5R	0805	1	1	Hear GPU



GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μ F	X6S 0402	1	Under GPU
	4.7 μ F	X6S 0603	1	Near GPU
	10 μ F	X5R 0805	1	Midway between GPU and Power Supply
	22 μ F	X5R 0805	1	Midway between GPU and Power Supply



GPU Package	Rail	Capacitor Type		Footprint		Population	Location
GB2B-64 GB4B-128 GB3-256	3V3_MAIN	0.1 μ F	X6S	0402	2	2	Under GPU
		1 μ F	X5R	0603	1	1	Near GPU
		4.7 μ F	X5R	0603	1	1	Near GPU
GB2B-64 GB4B-128 GB3-256	3V3_AON	0.1 μ F	X6S	0402	1	1	Under GPU
		1 μ F	X5R	0603	1	1	Near GPU
		4.7 μ F	X5R	0603	1	1	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 μ F	X5R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU

Capacitor Type		Footprint	Population	Location
0.1 μ F	X6S	0402	1	Under GPU
1.0 μ F	X5R	0603	1	Near GPU
4.7 μ F	X5R	0805	1	Near GPU



NV 15x DG-06803-V03

NV 16x DG-07158-V04

GPU Package Type	Capacitor Type		Footprint		Population	Location	Comments
GB2B-64	4.7 μ F	X6S	0603	10	10	Under GPU	
	1 μ F	X6S	0402	4	4	Under GPU	
	47 μ F	X5R	0805	1	1	Near GPU	
	22 μ F	X5R	0805	1	1	Near GPU	
	4.7 μ F	X5R	0805	5	5	Near GPU	
	330 μ F	POS	7343	1	1	Near GPU	
						ESR ≤ 6 m Ω	

DA-07312-V02

Table 6. EDP-Peak ³

Products	VRM Type	GPU Core		GPU FBIO		FB Total ^{1,5}	1.05V Total ²
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴
H165-GT	DDR3/L	51	2.56	2.18	4.08	3.63	2.09
H165-GM	DDR3/L	32	2.56	2.18	4.08	3.62	2.09
H165-LP	DDR3L	29	N/A	2.13	N/A	3.54	2.09

Notes:

1. FB Total = GPU FBIO + VRAM IO + VRAM Core = FBVDD + FBVDDQ
2. 1.05V Total includes the PCIe and other 1.05V power rails.
3. Worst case current is observed at the temperature of the GPS Thermal Control Limit defined in Table 3.
4. Power supply rail voltages set to maximum DC tolerance.
5. VRAM Total power is for reference only. For absolute ratings, please contact VRAM manufacturer.

DA-07314-V02


Table 6. EDP-Peak ³

Products	VRM Type	GPU Core		FB Total ^{1,5}	1.05V Total ²
		—	1.5/1.35V ⁴	1.5/1.35V ⁴	1.05V ⁴
H16V-GM	DDR3/L	40.97	3.87	5.86	1.74

Notes:



1. FB Total = GPU FBIO + VRAM IO + VRAM Core = FBVDD + FBVDDQ
2. 1.05V Total includes the PCIe and other 1.05V power rails.
3. Worst case current is observed at the temperature of the GPS Thermal Control Limit defined in Table 3.
4. Power supply rail voltages set to maximum DC tolerance.
5. VRAM Total power is for reference only. For absolute ratings, please contact VRAM manufacturer.

VRAM DDR3 chips



Lower Rank 0 BOT SIDE

X76








Mode E Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1*	
CMD2	CS0*			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS*	RAS*	RAS*	RAS*
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS*	CAS*	CAS*	CAS*
CMD16		ODT		ODT
CMD17			CS1*	
CMD18		CS0*		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE*	WE*
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE*	WE*	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2
Not Available				

	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

Table 3-11. DDR3 per Memory FBVDD/Q Decoupling


Capacitor Type		Population		Location
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 µF	X7R	0402	2	Under DRAM
1.0 µF	X7R	0603	4	Under DRAM
10 µF	X5R	0805	0	Close to DRAM




VRAM DDR3 chips



Lower Rank 1 TOP SIDE




V0.2 modify




Mode E Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1*	
CMD2	CS0*			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS*	RAS*	RAS*	RAS*
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS*	CAS*	CAS*	CAS*
CMD16		ODT		ODT
CMD17				CS1*
CMD18		CS0*		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE*	WE*
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE*	WE*	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2
Not Available				



Command Bit	Default Pull-down
ODTx	10k
CKEx	10k
RST	10k
CS*	No Termination



VRAM DDR3 chips







Upper Rank 0 BOT SIDE



Mode E Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
CMD0	ODT		ODT	
CMD1			CS1*	
CMD2	CS0*			
CMD3	CKE		CKE	
CMD4	A9	A9	A11	A11
CMD5	A6	A6	A7	A7
CMD6	A3	A3	BA1	BA1
CMD7	A0	A0	A12	A12
CMD8	A8	A8	A8	A8
CMD9	A12	A12	A0	A0
CMD10	A1	A1	A2	A2
CMD11	RAS*	RAS*	RAS*	RAS*
CMD12	A13	A13	A14	A14
CMD13	BA1	BA1	A3	A3
CMD14	A14	A14	A13	A13
CMD15	CAS*	CAS*	CAS*	CAS*
CMD16		ODT		ODT
CMD17			CS1*	
CMD18		CS0*		
CMD19		CKE		CKE
CMD20	RST	RST	RST	RST
CMD21	A7	A7	A6	A6
CMD22	A4	A4	A5	A5
CMD23	A11	A11	A9	A9
CMD24	A2	A2	A1	A1
CMD25	A10	A10	WE*	WE*
CMD26	A5	A5	A4	A4
CMD27	BA2	BA2		
CMD28	WE*	WE*	A10	A10
CMD29	BA0	BA0	BA0	BA0
CMD30			BA2	BA2
Not Available				


	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination





VRAM DDR3 chips




Upper Rank 1 TOP SIDE




LCD POWER CIRCUIT






Place closed to JEDP1



LCD/ LED PANEL Conn.




eDP




For Touch Panel



V1.0 modify




For Camera



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	eDP CONN.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 1.0
Date: Wednesday, March 04, 2015					Sheet 24 of 55






Address:(layout guide P.11)
Please reserve slave address of
0x64/0x65 and 0x68/0x69 for RTD2168's use

		POL_SDA	
POL_SCL	0	X	EP
	1	*ROM	EEPROM

ROM: Internal ROM
EP: Programmed external EC
EEPROM: External ROM



LDO_EN:
*1: Internal 1.2V
0: External 1.2V

CRT conn.


SM01000LU00 (S SUPPRE_ MURATA BLM15BA220SN1D 0402)

L2503 EMC@
BLM15BA220SN1D 2P
L2505 EMC@
BLM15BA220SN1D 2P
L2504 EMC@
BLM15BA220SN1D 2P


V0.2 modify

W=40mils
+HDMI_5V_OUT


CRT Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/08/28		Deciphered Date		2016/08/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CRT Connector					
						Size		Document Number		Rev	
						Custom		A4WAL Braswell-M/D LA-C371P		1.0	
						Date:		Wednesday, March 04, 2015		Sheet 27 of 55	



LAN Connector




Card Reader Connector



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/08/28		Deciphered Date		2016/08/28		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LAN RJ45/CR SD Connector					
						Size Custom		Document Number		Rev 1.0	
						A4WAL Braswell-M/D LA-C371P					
						Date: Wednesday, March 04, 2015		Sheet 29 of 55			

For Wireless LAN


NGFF WL+BT (KEY E)




74	3.3V	GND	73
72	3.3V	RESERVED/REFCLK1	71
70	UM_Power_SRC/GPIO/PEWake1#	GND	69
68	UM_Power_SINK/CLKREQ1#	Reserved/PETx1	67
66	UM_SWP/PERST1#	Reserved/PETx2	65
64	RESERVED	GND	63
62	ALERT# (I/O/3.3)	Reserved/PETx1	61
60	DC CLK (I/O/3.3)	Reserved/PETx1	59
58	DC DATA (I/O/3.3)	GND	57
56	W_DISABLE1 (I/O/3.3)	PEWakeDR (I/O/3.3)	55
54	Reserved/W_DISABLE2 (I/O/3.3)	CLKREQ2# (I/O/3.3)	53
52	PERST0M (I/O/3.3)	GND	51
50	SUSCLK32Hz (I/O/3.3)	REFCLK0	49
48	CODEX1 (I/O/1.8V)	REFCLK0	47
46	CODEX2 (I/O/1.8V)	GND	45
44	CODEX3 (I/O/1.8V)	REFCLK	43
42	VENDOR DEFINED	REFCLK	41
40	VENDOR DEFINED	REFCLK	39
38	VENDOR DEFINED	REFCLK	37
36	UART RTS (I/O/1.8V)	PLT_RST_BUF#	35
34	UART CTS (I/O/1.8V)	EC_SMB_DA2	33
32	UART TX (I/O/1.8V)	EC_SMB_CK2	31
30	UART RX (I/O/1.8V)	SDIO Reset# (I/O/1.8V)	29
28	UART Wake# (I/O/3.3V)	SDIO Wake# (I/O/1.8V)	27
26	GND	SDIO DATA0 (I/O/1.8V)	25
24	LED2 (I/O/0)	SDIO DATA1 (I/O/1.8V)	23
22	PCM_OUT/IS SD_OUT (I/O/1.8V)	SDIO DATA2 (I/O/1.8V)	21
20	PCM_IN/IS SD_IN (I/O/1.8V)	SDIO DATA3 (I/O/1.8V)	19
18	PCM_SYNC/IS VS (I/O/1.8V)	SDIO CMD0 (I/O/1.8V)	17
16	PCM_CLK/IS SCK (I/O/1.8V)	SDIO CMD1 (I/O/1.8V)	15
14	LED#1 (I/O/0)	GND	13
12	3.3V	USB_D-	11
10	3.3V	USB_D+	9
8	3.3V	GND	7
6	3.3V	GND	5
4	3.3V	GND	3
2	3.3V	GND	1

USB HUB\ GL850


V1.0 modify




V1.0 modify




V0.2 modify




eDP Level Shifter (Other for BOM)




DGPU Level Shifter (Other for BOM)




TP_INT Level Shifter (Other for BOM)



TS Level Shifter (Other for BOM)




G sensor Level Shifter (Other for BOM)




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2013/02/04		Deciphered Date		2015/03/18		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG AND TRADE SECRET INFORMATION. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						USB Hub GL850G& Reset Button					
						Customer		Document Number		Rev	
						A4WAL		Braswell-M/D LA-C371P		1.0	
Date:						Wednesday, March 04, 2015		Sheet 31 of 55			


SATA HDD1 Conn.



SATA ODD Conn.




SATA HDD Conn.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/19				Deciphered Date			
								2015/03/18			
Title				HDD/ODD/FAN				Document Number			
Customer				A4WAL Braswell-M/D LA-C371P				Rev			
Date:				Wednesday, March 04, 2015				Sheet			
				32				of			
								55			


For abnormal shutdown




V0.2 modify




V0.2 modify




V0.2 modify




ESD request 0926




ESD request 0926



Charger and BATT



V0.2 modify







































V0.2 modify


Board ID
Analog Board ID definition,
Please see page 3.

Phase	Revision	BID0
EVT	0.1	01
DVT	0.2	02
PVT	1.0	03


V0.2 modify




Reserve EC_CLR_CMOS for clear CMOS




Latest design guide suggest change to 74LVC1G06.




For Thermal Portect Shutdown




For ESD request




For ESD request



For ESD request




For ESD request




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2014/03/19	EC ENE KB9012/KB9022
Deciphered Date	2015/03/18	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS SUBSIDIARIES OR AFFILIATES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Customer	A4WAL Braswell-M/D LA-C371P	Rev 1.0
Date	Wednesday, March 04, 2015	Sheet 34 of 55

M01000EJ00 3000ma 220ohm@100mhz DCR 0.04

• VDDA L51 2 1




40ml JSPK1




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2014/03/19	Deciphered Date	2015/03/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HD Audio Codec_ALC283/255 colay		
					Size	Document Number	Rev
					Custom	A4WAL Braswell-M/D LA-C371P	1.0
Date:		Wednesday, March 11, 2015	Sheet	36	of	55	


FAN1 Conn




Screw Hole




G-Sensor reserved for BA serial






Reset Circuit




Debug SW





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/08/28	Deciphered Date	2016/08/28	Title	FAN & Screw Hole & Sensor/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	A4WAL_Braswell-M/D LA-C371P	
				Size	Custom	Rev 1.0
				Date:	Wednesday, March 04, 2015	Sheet 37 of 55




+3VS to +3VSDGPU_MAIN for GC6-2.0




3VSDGPU_MAIN_EN From GPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	DC INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAISES DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	A4WAL Braswell-M/D LA-C371P
				Date	Wednesday, March 04, 2015
				Sheet	38 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / RTC
Date		Wednesday, March 04, 2015		Rev
Sheet		39		1.0
of		55		



Need confirm the setting

For KB9022 sense 20mΩ	Active	Recovery	PR202
65W	69.55W, 0.73V	55.9W, 0.59V	10KΩ
45W	48.15W, 0.73V	38.7W, 0.59V	3.83KΩ




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BATTERY CONN / OTP		
				Size	Document Number	Rev
				Custom	A4WAL Braswell-M/D LA-C371P	
				Date:	Wednesday, March 04, 2015	Sheet 40 of 55


SY8208B_V2.mdd
SY8208C_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	1.0
Date: Wednesday, March 04, 2015				Sheet	42 of 55




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	+1.15VALW/1.8VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	A4WAL_Braswell-M/D_LA-C371P
				Date:	Wednesday, March 04, 2015
				Sheet	45 of 55
				Rev	1.0



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/04/03	Deciphered Date	2014/12/31	Title	+SOC_VCC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	A4WAL_Braswell-M/D LA-C371P
				Date	Wednesday, March 04, 2015
				Sheet	47 of 55


4.7U_0402 *5 +22U_0603 * 16 + 4 reserved

+SOC_VCC




22U_0603 * 24 + 5 reserved

+SOC_VGG



1U_0402 * 5+ 22U_0603*6 reserved


+1.05VALW



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/07/08		Deciphered Date		2015/07/08		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PROCESSOR DECOUPLING			
						Document Number		Rev	
						A4WAL_Braswell-M/D_LA-C371P		1.0	
						Date		Sheet	
						Wednesday, March 04, 2015		49 of 55	

The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

EN High Threshold = 1.6V




PWM-VID Spec		Config B	Config C	Config D
Vmin		0.6V	0.65V	0.9V
Vmax		1.2V	1.15V	1.15V
Vboot		0.9V	0.9V	1.028V
Voltage step		6.25mV	25mV	12.5mV
N of Voltage level		96	20	20
Rrefad	PR	20K	39K	27K
Rref1	PR	20K	30K	7.5K
Rboot	PR	2K	3K	0
Rref2=PR1209 +PR1212	PR	19K	24K	6.2K
	PR	0	3K	1.74K
C	PC	2.7nF	1.8nF	5.6nF


Remove GPU OTP circuit for HW request

+VGA_CORE

Under GPU Core




+VGA_CORE



+VGA_CORE

Near GPU Core



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev
				A4WAL Braswell-M/D LA-C371P	
				Date	Wednesday, March 04, 2015
				Sheet	52 of 55

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Design update	N16-GM & N16-GT circuit need to use Config B	P.51		SE075562K80 change SE074272K00 PC1210 SD034270280 change SD034200280 PR1209 SD034750180 change SD034200280 PR1208 SD034000080 change SD034200180 PR1211 SD00000GM80 change SD000000580 PR1210 SD034174180 change SD028000080 PR1224 SD034113280 change SD034130280 PR1214	11/20	DVT
2	Design update	3.3V/5V Circuit modify for IC update	P.42		ADD SE00000M000 PC427 PC428 & PU401,PU402	11/28	DVT
3	Design update		P.41		ADD PL301, Remove PJ301	12/04	DVT
4	Design update	1.05V Circuit modify for IC change	P.44			12/04	DVT
5	Design update	VRAM Circuit modify for IC change	P.50			12/04	DVT
6	Design update	1.24V IC Change	P.46		PU801 SA000034S00 change to SA00001HW80	12/04	DVT
7	Design update	SOC_VCC output MLCC adjust	P.49		PC1023 BOM structure change to @	12/15	DVT
8	Design update	Prefer for EC_EN_1.05VALW (turn on SOC suspend)	P.44		ADD EC_EN_1.05VALW Link to circuit	12/15	DVT
9	Design update	ADD PR610 for EC controll	P.44		ADD PR610	12/15	DVT
10	Design update	8207P have spike on S5, so change use ic return to 8207M	P.43		remove PC509.PC511.PC516~PC519, ADDPC509 change RT8207P to RT8207M change PR507 to 887K ohm for frequency	12/16	DVT
11	Design update	common part change			all bead change to SM01000P200	12/16	DVT
12	Design update	1.24V Enable pin need bigger voltage	P.46		PR809 change to R-short PC804 change to "@" PR803 change to 1M and "@"	12/25	DVT
13	Design update	Combine +1.05VALW and +SOC_VNN to +1.05VALW	P.44 & P.49		All SOC_VNN change to 1.05VALW	12/26	DVT
14	Design update	HW sequency change Let efficiency better	P.44 P.46		1.05VALW PG enable 1.24V no pull high PU801 pin6 connect 3VALW	12/26	DVT
15	Design update	HW sequency change	P.45		+1.15VALW EN change to SUP#,	12/26	DVT
16	Design update	PJP201 PCB pad is too short	P.40		Part number change to SP020017H00	12/27	DVT
17	Design update	Let spok signal has rail to discharge	P.44		PR602 Delete"@"	12/27	DVT
18	Design update	Reduce DIS use Ohm pcs	P.51		PR1224,PR1204,PR1207,PR1201,PR1217,PR1219 change to R-short	12/27	DVT
19	Design update	Reduce UMA use Ohm pcs,PVT back to R-short			PR601,PR712,PR329 change to 1ohm PR933,PR906 change to R-short	12/27	DVT
20	Design update	Follow HW command	P.50		PR1102 change to 10K	12/29	DVT
21	Design update	Follow FAE command			PC403,PC416,PC605,PC1105 change to 0.1U_0603_25V7K	12/31	DVT
22	Design update	Design for HW sequency need	P.41		Add PR321 (BOM Structure :@) link to +3VLP	1/7	PVT
23	Design update	Design for sourcer need	P.43		Change PQ502 to AON7702	1/8	DVT
24	Design update	Follow HW command			PR610 instead PR601 PR509 PR510 change to 1 ohm PC515 change to @ PR1102 change to 15k	1/8	DVT
25	Design update	Follow HW command-1.24V	P.46		POP PR803	1/12	DVT
26	Design update	Change for 1.35V Power budget current limit	P.43		Change PR502 to 9.1K	2/3	PVT
27	Design update	Change all 1 ohm to 0 ohm for PVT			Change PR329.PR509.PR510.PR610.PR712 to 0 ohm	2/6	PVT
28	Design update	Follow HW command	P.47 P.44		PR901 unplug & 1.05V PG pull high resistor"@" 3V & 5V IC Pin 16 connect Pin17	2/10	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
				PWR_PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				A4WAL Braswell-M/D LA-C371P	1.0
Date: Wednesday, March 04, 2015				Sheet	53 of 55

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Design update	Follow HW command	P. 42		1.PR5090,PR610改為R short 2.1.15VALW的 PG多一跟pin ,net name 為+1.15VALW_PWRGD, 然後預留PU 10K ohm 1.8VALW. 3.將+1.15VALW_PWRGD串接一顆0ohm 然後@,接到VGG的ENABLE,同時將PR933的R short改為上件	2/12	PVT
2	Design update						
3	Design update						
4	Design update						
5	Design update						
6	Design update						
7	Design update						
8	Design update						
9	Design update						
10	Design update						
11	Design update						
12	Design update						
13	Design update						
14	Design update						
15	Design update						
16	Design update						
17	Design update						
18	Design update						
19	Design update						
20	Design update						
21	Design update						
22	Design update						
23	Design update						
24	Design update						
25	Design update						
26	Design update						
27	Design update						
28	Design update						PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title PWR_PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number A4WAL Braswell-M/D LA-C371P
				Date Wednesday, March 04, 2015	Rev 1.0
				Sheet 54	of 55

A4WAL Power UP Sequence

2015-02-06
EC V011T05

SOC

0.2 modify

VGA

VGA not ready

Plug in


S5->S0

S0->S3

S3->S0

S0->S5

DC mode



ACIN
+3VLP
EC_ON
+5VALW
3V_EN
+3VALW
SPOK
EC_EN_1.05VALW
+1.05VALW (VNN)
+1.24VALW
+1.8VALW
+3V_SOC
ON/OFF
EC_RSMRST#
PBTN_OUT#
EC_SLP_S4#
EC_SLP_S3#
SYSON
+1.35V
DDR_PWROK
VR_ON
+SOC_VGG
+SOC_VCC0/2
VGATE
SUSP#
+1.15VALW
+1.8VS
+3VS
+5VS
+0.675VS
KBRST#
PMC_CORE_PWROK
DDR_CORE_PWROK
PMC_PLTRST#
DGPU_PWR_EN
+3VSDGPU
VGA_CORE
VGA_PWROK
+1.05VSDGPU
+1.5VSDGPU
PLTRST_VGA#

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/08/21	Deciphered Date	2015/08/21	Power Sequence		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	A4WAL Braswell-M/D LA-C371P	1.0
				Date:	Wednesday, March 04, 2015	Sheet 55 of 55